Weekly Semiconductor Intelligence

The Wafer

Semiconductor Intelligence Brief
12–18 October 2026 | Global Semiconductor Intelligence

Executive Highlights

East Asia — TaiwanUS$46.72B revenue; +50.9% YoY; 66.4% gross margin; 79% advanced-node wafer revenue.
Europe / North America — Germany and United States200 mm versus 150 mm substrates; multi-year term; contract value and volumes undisclosed.
North America / East Asia — United States and JapanUp to US$21B; two proposed 300 mm fabs; 900,000 wafers/year per fab planned; first operations 2029.
North America — United StatesUS$955M reallocated CHIPS award; approximately 4% government equity; Malta and Burlington.
Europe — Netherlands / Global€11.662B Q3 sales; €4.960B net income; 57.5% margin; 113 new systems; €44–45B FY guidance.
Global — Israel, United States and JapanMulti-year capacity agreement; 20-year partnership; 224 Gbps/lane; three manufacturing countries.
North America — United States1,700 V GaN ICs; 800 VDC application; prototype demonstrated; reference design in development.
Foundry & Advanced Nodes

TSMC Q3 revenue reaches US$46.72 billion, with advanced nodes accounting for 79% of wafer revenue

15 October 2026 | East Asia — Taiwan

TSMC reported Q3 revenue of NT$1,494.24 billion (US$46.72 billion), up 50.9% year on year in Taiwan-dollar terms, and net income of NT$763.06 billion. Gross margin reached 66.4% and operating margin 58.7%. Nodes of 7 nm and below generated 79% of wafer revenue: 2 nm 8%, 3 nm 33%, 5 nm 28% and 7 nm 10%. These are revenue shares, not capacity shares.

Source: TSMC

Strategic Watch

Monitor the next two quarters for 2 nm revenue contribution, 3 nm customer concentration, and any movement in gross margin from 66.4%. The 79% advanced-node share is a revenue metric—not evidence that 79% of physical capacity has moved to leading-edge nodes. Watch whether packaging availability, yield improvement and high-volume customer launches advance together; a constraint in any one can delay monetisation despite strong wafer demand.

GreyRadius Insight

TSMC's US$46.72 billion quarter shows how valuable a differentiated process portfolio can become when customers need scarce leading-edge performance. Yet revenue mix alone cannot reveal incremental return on the next fab: management should assess node-specific yields, equipment intensity, depreciation and packaging costs alongside contracted volumes. For chip designers, the strategic choice is not simply the smallest node, but whether its performance-per-watt benefit justifies design migration costs and supply concentration. For governments courting fabs, TSMC's margins are an outcome of scale and ecosystem depth, not a transferable assumption for greenfield economics.

Memory, Materials & Packaging

Infineon and Wolfspeed sign multi-year 200 mm silicon carbide wafer supply agreement

15 October 2026 | Europe / North America — Germany and United States

Infineon Technologies and Wolfspeed signed a multi-year agreement for 200 mm silicon carbide substrates as Infineon transitions from 150 mm to 200 mm SiC manufacturing. The arrangement supports substrate sourcing for EV, renewable-energy and AI data-centre power applications. Larger wafers can raise potential die output, but realized cost benefits depend on defect density, yields and processing economics. Neither contract value nor wafer volumes or delivery milestones were disclosed.

Source: Infineon Technologies

Strategic Watch

The critical checkpoints are 200 mm substrate defect density, usable die yield, qualification by device family, and actual committed shipments—not the multi-year term alone. Track whether Wolfspeed can deliver consistent wafer quality as Infineon converts manufacturing flows and whether dual sourcing remains viable during the transition. Neither annual volumes nor contract economics were disclosed, so the agreement should not yet be translated into an incremental market-share or revenue forecast.

GreyRadius Insight

A 200 mm wafer has roughly 78% more geometric area than a 150 mm wafer, but that does not translate directly into 78% more saleable devices. Edge losses, defects, processing throughput and substrate prices determine whether the larger format lowers cost per qualified die. For EV and industrial power-electronics buyers, supply resilience may be as valuable as lower unit cost: a supplier should be assessed on qualification stability and delivery performance across cycles. The commercial winner will be the manufacturer that converts diameter expansion into predictable, automotive-grade output.

Investment & Infrastructure

GlobalFoundries selected to operate two U.S. semiconductor fabs under initiative worth up to US$21 billion

14 October 2026 | North America / East Asia — United States and Japan

GlobalFoundries was selected to provide technology and operate two proposed 300 mm fabs in Malta, New York, under a U.S.–Japan initiative with up to US$21 billion in funding. The first fab is expected to receive approximately US$10 billion and begin operations in 2029, eventually targeting 900,000 wafers annually (75,000 monthly). A second approximately US$10 billion fab could provide similar capacity. The initiative projects roughly 27,000 construction and ecosystem jobs and more than 1,000 manufacturing jobs. No proposed wafer capacity is currently operational.

Source: GlobalFoundries

Strategic Watch

Separate the announced funding ceiling of up to US$21 billion from cash actually committed, released and spent. Track site readiness, utility connections, equipment procurement, customer qualification, and the first fab's 2029 start target before treating its planned 900,000 annual wafers as supply. The second facility remains an additional investment decision; milestones for the first do not establish certainty for the second. Watch for customer-backed capacity commitments and a credible ramp schedule, not just construction progress.

GreyRadius Insight

The initiative creates a potential U.S. manufacturing platform for strategically important chip supply, but announced wafer capacity is not the same as qualified output. At 900,000 wafers per year per planned fab, the scale is meaningful only if process mix, utilisation and customer pricing can support the capital burden. Buyers seeking geographic diversification should evaluate which processes will be available, the qualification lead time and the premium they are willing to pay for resilience. Public-sector assessments should distinguish construction jobs and capital commitments from durable manufacturing competitiveness after incentives taper.

Policy & Supply Chain

GlobalFoundries redirects US$955 million in CHIPS support to silicon photonics and advanced packaging

14 October 2026 | North America — United States

Within the same GlobalFoundries announcement, the company disclosed an amendment to its existing CHIPS award reallocating US$955 million to silicon photonics, silicon-germanium and advanced packaging at Malta, New York, and Burlington, Vermont. A separate agreement would give the U.S. Department of Commerce approximately 4% equity. The US$955 million is reallocated existing support, not a newly announced subsidy. This is a distinct policy element of the same corporate news, not a separate unique corporate announcement.

Source: GlobalFoundries

Strategic Watch

Watch the amended CHIPS award's eligible spending categories, disbursement milestones and the operational outputs expected at Malta and Burlington. Confirm how the approximately 4% government equity position affects governance, reporting obligations and future capital decisions. Because the US$955 million is redirected from an existing award, it should not be added to the headline investment initiative as if it were new public funding. Monitor whether photonics, SiGe and packaging projects translate into qualified products and customer orders.

GreyRadius Insight

This shift is strategically important because AI and communications systems increasingly depend on packaging and optical connectivity as well as transistor scaling. Funding directed toward silicon photonics and advanced packaging may relieve bottlenecks that a new conventional fab alone would not solve. The decision framework for investors is therefore capability creation per public dollar—not merely total subsidy announced. For customers, the key proof point will be domestic production that meets performance, reliability and volume requirements, rather than the location of funded assets.

Foundry & Advanced Nodes

ASML reports €11.7 billion quarterly sales as lithography supply remains a capacity constraint

14 October 2026 | Europe — Netherlands / Global

ASML reported Q3 sales of €11.662 billion (approximately US$13.5 billion, indicative), net income of €4.960 billion (approximately US$5.75 billion) and gross margin of 57.5%. It sold 113 new lithography systems and eight used systems. Full-year sales guidance rose to €44–45 billion (approximately US$51–52 billion), with Q4 sales forecast at €14.2–15.2 billion (approximately US$16.5–17.6 billion). The company cautioned that capacity increases may not fully meet customer demand in 2027–2028; discussions extend into 2029–2030.

Source: ASML

Strategic Watch

Track lithography order intake, backlog conversion, delivery slots and customer acceptance through 2027–2028, particularly where new fab schedules depend on scarce systems. ASML's €44–45 billion annual sales guidance and Q4 outlook indicate strong near-term demand, but do not by themselves quantify each customer's equipment shortfall. Watch whether component suppliers and installation teams scale with tool assembly; a completed machine that cannot be installed or qualified does not create usable wafer capacity. Also monitor export-control exposure by customer and destination.

GreyRadius Insight

Lithography availability is becoming a schedule-setting variable for semiconductor capital projects, not simply an equipment purchasing decision. Fab sponsors should build tool-allocation certainty into investment gates before committing to downstream hiring and customer-delivery promises. Longer lead times may favour incumbents with established relationships and funded purchase plans, while smaller entrants face both timing and deposit risk. For equipment suppliers, ASML's growth can create attractive demand, but capacity expansion must be weighed against concentrated customers and cyclical order reversals.

AI Chips & Custom Silicon

Tower Semiconductor and Semtech expand dedicated SiGe capacity for AI data-centre connectivity

13 October 2026 | Global — Israel, United States and Japan

Tower Semiconductor and Semtech expanded a multi-year agreement under which Semtech will invest to secure dedicated silicon-germanium capacity across Tower fabs in the United States, Israel and Japan. The arrangement builds on a 20-year relationship and supports optical and copper interconnect chips, including Semtech’s 224 Gbps-per-lane transimpedance amplifier family. The investment amount, incremental wafer capacity and manufacturing ramp dates were not disclosed.

Source: Tower Semiconductor

Strategic Watch

Monitor the volume and duration of Semtech's dedicated SiGe wafer commitments, qualification across Tower's U.S., Israeli and Japanese fabs, and delivery against the 224 Gbps-per-lane product roadmap. The agreement does not disclose incremental wafer starts or investment value, so avoid treating it as a measurable capacity expansion until those details emerge. Watch whether optical-module customers qualify devices at scale and whether cross-site manufacturing delivers genuinely interchangeable supply.

GreyRadius Insight

AI clusters need faster, lower-power data movement, making specialised analogue and SiGe processes commercially important alongside leading-edge logic. Dedicated foundry capacity can reduce launch risk for connectivity suppliers, but it can also tie up capital if network architectures or customer adoption shift. Buyers should compare cost per delivered bit, power consumption, interoperability and field reliability—not headline lane speed alone. For foundries, differentiated process know-how and multi-site qualification may create more defensible economics than competing purely on wafer volume.

AI Chips & Custom Silicon

Power Integrations and Ideal Power develop 1,700 V GaN-based protection for 800 V AI data centres

12 October 2026 | North America — United States

Power Integrations and Ideal Power announced a collaboration on solid-state circuit breakers for 800 VDC AI data-centre power systems. The proposed architecture combines Power Integrations’ 1,700 V PowiGaN-based InnoMux-2 conversion ICs with Ideal Power’s bidirectional B-TRAN switches. A working prototype has been demonstrated and a reference design is in development. The design aims for fast fault isolation and efficient conversion without separate auxiliary power. No commercial launch date, production volume or contract value was disclosed.

Source: Power Integrations

Strategic Watch

Track the transition from working prototype to validated reference design, including fault-interruption time, thermal performance, fail-safe behaviour and compliance with data-centre electrical safety requirements. Confirm how the 1,700 V GaN-based conversion components and B-TRAN switches perform together under realistic 800 VDC fault conditions. The companies have not disclosed a commercial launch date, orders or production volumes; procurement decisions should await independent qualification and integrator support.

GreyRadius Insight

As AI racks move toward higher-voltage distribution, protection architecture can affect uptime, energy losses and the amount of supporting electrical hardware. The business case for solid-state breakers must include fault isolation, maintenance, conversion efficiency and total installed cost—not semiconductor efficiency in isolation. Equipment makers should test compatibility with existing UPS, busbar and protection schemes before assuming a simple drop-in replacement. This is an early commercialisation signal with potential system-level value, not yet evidence of market adoption.

Market Data & Intelligence

MetricLatest ValuePublication DateRegionExecutive Implication
TSMC Q3 revenue reaches US$46.72 billion, with advanced nodes accounting for 79% of wafer revenueUS$46.72B revenue; +50.9% YoY; 66.4% gross margin; 79% advanced-node wafer revenue15 October 2026East Asia — TaiwanAdvanced-node concentration demonstrates pricing power but also exposes customers to a narrow supply base. Chip buyers should secure qualified second-source packaging and test pathways while foundry investors assess returns using yield-adjusted output and cash conversion, not headline revenue alone.
Infineon and Wolfspeed sign multi-year 200 mm silicon carbide wafer supply agreement200 mm versus 150 mm substrates; multi-year term; contract value and volumes undisclosed15 October 2026Europe / North America — Germany and United StatesThis is a supply-chain de-risking move, not evidence of immediate SiC market growth. Buyers should model cost per qualified device and dual-source exposure; suppliers able to deliver consistent quality at 200 mm could gain share even before end-market EV demand accelerates.
GlobalFoundries selected to operate two U.S. semiconductor fabs under initiative worth up to US$21 billionUp to US$21B; two proposed 300 mm fabs; 900,000 wafers/year per fab planned; first operations 202914 October 2026North America / East Asia — United States and JapanA sovereign-backed project is commercially viable only when manufacturing demand, process technology and utilization converge. Policymakers and investors should stage incentives against construction, qualification and wafer shipment milestones, rather than counting proposed capacity as domestic supply.
GlobalFoundries redirects US$955 million in CHIPS support to silicon photonics and advanced packagingUS$955M reallocated CHIPS award; approximately 4% government equity; Malta and Burlington14 October 2026North America — United StatesPolicy capital is shifting toward bottlenecks in AI connectivity and heterogeneous integration, not just front-end wafer capacity. The commercial test is whether domestic photonics and packaging win recurring customer programs at competitive yields and costs.
ASML reports €11.7 billion quarterly sales as lithography supply remains a capacity constraint€11.662B Q3 sales; €4.960B net income; 57.5% margin; 113 new systems; €44–45B FY guidance14 October 2026Europe — Netherlands / GlobalLithography availability may become the pacing constraint for AI chip supply. Foundries should align equipment reservations with power, cleanroom readiness and process qualification; investors should test expansion schedules against realistic tool installation and yield ramps.
Tower Semiconductor and Semtech expand dedicated SiGe capacity for AI data-centre connectivityMulti-year capacity agreement; 20-year partnership; 224 Gbps/lane; three manufacturing countries13 October 2026Global — Israel, United States and JapanAs AI clusters scale, interconnect power and bandwidth can constrain useful compute before raw GPU availability does. Securing specialty SiGe capacity across regions reduces a critical component risk, but returns depend on design wins and reliable production at customer-required performance.
Power Integrations and Ideal Power develop 1,700 V GaN-based protection for 800 V AI data centres1,700 V GaN ICs; 800 VDC application; prototype demonstrated; reference design in development12 October 2026North America — United StatesThe opportunity lies in lowering power-distribution losses and simplifying protection as rack densities rise. Operators should evaluate total system efficiency, fault containment and maintainability—not device voltage ratings alone—before specifying a new power architecture.

Turn Semiconductor Strategy Into Execution

GreyRadius helps leadership teams translate semiconductor market shifts into opportunity assessment, market-entry priorities, investment decisions and execution-ready growth plans.

Book a Free Strategy CallVisit Our Website